Abstract-This paper presents a systematic study on designing a hybrid direct current (dc) circuit breaker (CB) based on fast thyristors. As an illustration, the dc CB main parameters are calculated for a 120 kV, 1.5 kA test breaker with an interrupting current of 10 kA. The studies indicate that the opening time of 2.3 ms can be achieved only if fast thyristors are employed. It is further illustrated that there is a design tradeoff between minimum interrupting current capability and discharge time for the internal capacitors (reclosing speed). The dc CB control system for opening and closing is presented based on different levels of protection and the self-protection. The dc CB is modeled in PSCAD and simulation results are used to evaluate the breaker performance under different operating conditions. It is concluded that the model represents well the dc CB and can be employed for dc grid protection studies. It is further shown that the opening time becomes longer as interrupting current reduces, and it is very long in the case of load current interruption.
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I. INTRODUCTION
T HE increasing interest in remote renewable energy resources and more reliable transmission systems lead to an emerging demand for multi-terminal high voltage direct current (HVDC) systems and DC grids [1] . The DC grid concept requires new methods for DC fault detection and DC fault isolation [2] - [4] . Fast and low-loss DC circuit breakers are essential technology to facilitate reliable DC grids.
High voltage DC Circuit Breakers have recently been developed and prototype tested at voltages around 100 kV [4] - [7] . There are three main groups of DC CB; mechanical DC CBs [8] , [9] which have operating time of around 7-10 ms, IGBTbased hybrid DC CBs [4] with operating time around 2-3 ms, and thyristor based hybrid DC CBs [6] , [10] , [11] which operate within 2-5 ms. The mechanical DC CB has been modeled in [9] , and simulation results have shown good accuracy. The IGBT-based hybrid DC CB is modelled in [12] , and the model has proven to be adequate for DC grid development studies [13] .
A prototype of thyristor DC CB has been tested at 120 kV, 6 kA in Twenties EU project recently, but only a single test is reported in [6] . Except for the patent disclosure document [11] , not much information on the technology and the model has been reported. The component stresses, design methods or control system are not disclosed.
The main breaking branch in this technology uses thyristors and the operating principle is substantially different from IGBTs in [4] . In particular, thyristor has no turn-off capability and therefore circuit design should ensure reverse voltage of adequate duration at each turn off. Since multiple branches are used, it is important to understand the DC CB control circuit. Furthermore, considering that commutation between branches is conditional on capacitor voltages [6] , it is expected that the opening speed will be dependent on the magnitude of the interrupting current.
This paper aims at understanding design principles, modeling and control for fast thyristor-based hybrid DC CB. A model will be developed on PSCAD which should represent essential properties of this technology in the timescale of few milliseconds, and for wide range of operating conditions. It should also indicate possible interaction with the DC grid in open, closed or transient states. The study also aims understanding the need for self-protection in this technology.
The design principles of the DC CB are described firstly in Section II. Section III presents self-protection of this DC CB based on fault current magnitude and semiconductors temperature. Section IV describes the opening and closing control sequences. Simulation results and model verification are given in Section V and the conclusion is drawn in Section VI. Fig. 1 shows the structure of thyristor-based DC CB [6] . It consists of three principal branches; normal current branch, main breaker branch and energy absorption branch.
II. DESIGN OF THYRISTOR-BASED HYBRID DC CB

A. DC CB Topology
The DC CB test system has voltage rating of 120 KV, current rating I DCN = 1.5 kA, peak interrupting current I fpk = 10 kA and the fault interruption time is desired to be T int ≈ 2.5 ms in accordance with the prototype performance in [6] .
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B. Normal Current Branch
The normal current branch is composed of an ultra-fast disconnector (UFD) S 1 , a load commutation switch (LCS) and a surge arrester SA LCS .
A typical trip sequence and corresponding current and voltage curves are illustrated in Fig. 2 . The important time instants are labeled on the time axis, including T int definition.
A DC fault is applied at t 0 and a trip order is generated at t 1 . The LCS is opened immediately and the thyristor valves Tr 1 and Tr 11 are fired simultaneously. This transfers the fault current to the first time-delaying sub-branch.
An open command is sent to the UFD S 1 once its current falls below the residual chopping current. The UFD S 1 is assumed to have closed resistance of 1 m , residual chopping current I res UFD = 2 A, and mechanical time delay T mec = 2 ms [14] .
The current rating of the LCS should be higher than rated current of 1.5 kA. The voltage rating for valve LCS should be higher than the clamping voltage of surge arrester SA 11 . A matrix configuration of 3 × 3 IGBTs is usually selected for LCS to reduce the ON resistance (and hence the power loss) and to increase both current and voltage ratings [15] . One suitable IGBT for LCS could be the module 5SNA 2000K450300 (4500 V and 2000 A). Therefore, the current and voltage ratings of LCS are obtained respectively as 6 kA and 13.5 kV. Each IGBT is equipped with an RCD snubber circuit to limit dv/dt. It is noted that LCS cost is modest because of low voltage rating, and rating can be increased readily.
The surge arrester SA LCS is required to keep the voltage across LCS at a safe level below its rated value. Therefore, the clamping voltage of SA LCS is selected as V SA LCS clamp = 11 kV.
A stray inductance L s = 30 μH is included in this branch. The stray inductance is also included in the other branches but with higher value because of more components, longer harness and larger mechanical structure [16] . The commutating loop overall stray inductance is around 100 μH [17] .
C. Main Breaker Branch
1) Operating Sequence:
The main breaker branch is composed of two time-delaying and one arming sub-branches. The first time-delaying sub-branch takes over fault current from LCS/S 1 by firing Tr 1 and Tr 11 . This charges C 11 and keeps the voltage across S 1 low enough while it is opening. When the sub-branch capacitor C 11 charges to close to clamping voltage of surge arrester SA 11 The number of series thyristors (N) in T r 2 is selected as:
where V Tr rated is the rated voltage of thyristor module and TIV max is the maximum TIV which is equal to the clamping voltage of the arrester in the energy absorption branch. The extinction time T q of the thyristor has significant impact on the fault interruption time and the size of the capacitors. Two types of thyristor modules could potentially be used; phase control and fast thyristors. Phase control thyristors have high current and voltage ratings and are always used with converters of HVDC ratings. They however have long extinction time, in the order of several hundreds microseconds which would require large size of the capacitor banks. It will be shown later that the required fault interruption time (T int = 2.5 ms) can only be achieved if fast thyristors with extinction time of several tens microseconds are selected.
The main breaker branch thyristors conduct for few milliseconds. Therefore the surge non-repetitive current (I TSM ), which is defined on a 10 ms half-sine, is most relevant for selecting thyristors. Note that I TSM is non-repetitive and results in high thyristor temperature, which should be considered when repeated open/close DC CB operations are required.
One suitable fast thyristor module could be 5STF 28H2060 with rated voltage 2000 V, average on-state current of 2667 A, peak non-repetitive surge current of 46.5 kA and extinction time of T q = 60 μs. This is one of the largest available fast thyristors. According to (1), the valve Tr 2 would be composed of 135 fast thyristor modules, which will bring challenges of voltage sharing and simultaneous control. Considering that the maximum voltage across valves Tr 11 /Tr 12 (equivalent to V SA12 clamp as discussed later) is 44% of TIV max , this determines sharing of number of thyristors. Therefore, valve Tr 1 is selected a stack of 75 while each valve Tr 11 /Tr 12 have 60 thyristor modules.
3) Surge Arresters SA 11 and SA 12 : The voltage rating of the surge arrester SA 11 should be well below the voltage rating of the surge arrester SA LCS to ensure the fault current commutates to the first sub-branch. Therefore the clamping voltage of SA 11 is selected V SA11 clamp = 7 kV. This value keeps the current in S 1 below I res UFD even if the voltage of SA 11 hits the clamping voltage before the contacts of S 1 have begun separation. The design assumes that Tr 12 is fired as soon as v C11 reaches SA 11 clamping voltage and therefore conduction time of SA 11 is minimal. The energy requirement is small, E SA11 ≤ 11 kJ.
The clamping voltage of SA 12 is selected between the clamping voltage of SA 11 and SA in the energy absorption branch. The design in this paper will be optimized to reduce the interruption time. As studied in the next section, higher V SA12 clamp leads to lower capacitor in the arming branch and therefore faster operating time. Too high value however will result in too long charging time and higher costs. The recommended tradeoff is: V SA12 clamp = 80 kV.
4) Capacitors C 11 , C 12 and C 2 : A minimum value of the capacitance C 11 is determined based on the opening speed and voltage dielectric breakdown strength of UFD. If the UFD withstands DC nominal voltage plus 50% overvoltage and the contacts fully separate linearly in T mec = 2 ms, the voltage slope across the contacts would be 90 000 kV/s. Therefore, neglecting parasitic inductances, C 11 can be calculated to ensure that dv C11 /dt < 90 V/μs:
where
q is the current of SA 11 and all other labels are defined in Figs. 1 and 2 . The maximum dv C11 /dt happens at the initial instant t = t 1 when v C11 = 0 and therefore the last two terms in (2) are neglected. Considering conservatively that the highest current magnitude at t 1 is I Tr11 = 8 kA, a capacitance C 11 > 100 μF satisfies the voltage slope requirement. With this capacitance the charging time of C 11 is:
which is around 80 μs at rated conditions. It is noted that the conduction time of the two time-delaying branches is given by the mechanical time of UFD; T TR11 + T TR12 = 2 ms. As discussed below, the second time-delaying branch has conducting time T TR12 = 1.5 ms and therefore the required time of first sub-branch is T TR11 = 0.5 ms. To ensure that the capacitor voltage V C11 reaches V SA11 clamp in 0.5 ms a value C 11 = 500 μF is selected. The voltage rating of C 11 is selected as: V C11 rated = 1.5 * V SA11 clamp . The value of capacitance C 12 is determined based on 1. The voltage derivative as in (2), and 2. The extinction time of the Tr 11 thyristor module, which is a more demanding condition. As seen in Fig. 2 , firing valve Tr 12 brings the thyristor valve Tr 11 under reverse recovery process and keeps it so long as v C12 < V SALCS clamp . This condition should last longer than the thyristor extinction time T q .
If the currents through R 12 and SA 12 and the reverse recovery thyristor current are neglected, with reference to Fig. 2 the voltage v C12 can be expressed in two separate intervals:
Considering the first time interval, which is essential for reverse recovery of Tr 11 , and assuming that the extreme peak fault current at t 3 is I Tr12 ≈ 8.5 kA, with 50% margin 1.5 * T q = 90 μs, a capacitance of C 12 > 110 μF is obtained. Simulations on PSCAD with all parasitic parameters indicates that C 12 = 190 μF is required. The voltage rating of capacitor C 12 is: V C12 rated = 1.5 * V SA12 clamp . The C 12 charging time to voltage V SA12 clamp = 80 kV with I Tr12 = 8.5 kA is obtained as 1.5 ms using (3).
Capacitor C 2 charges outside the UFD operating time and therefore it impacts the total operating time. Considering that it provides reverse voltage across Tr 12 , the design equation in interval t 4 < t < t 4 + T q is:
Assuming I Tr2 ≈ 9.5 kA, this equation gives C 2 > 11 μF and PSCAD simulation with all parasitic components recommends C 2 = 13 μF with rated voltage 1.5 * V SA clamp . Using similar formula as in (3), the C 2 charging time to voltage V SA clamp = 180 kV with current I Tr2 is obtained as 0.24 ms.
The above formulae (3) and (5) indicate that higher V SA12 clamp will give lower T TR2 and faster overall DC CB operation. This implies increase in T TR12 requiring reduction in T TR11 which can be achieved by reducing C 11 . Nevertheless any further increase in V SA12 clamp over 80 kV would bring only 10-20 μs improvement in the opening speed, while voltage rating and cost of C 12 and S A12 increases substantially.
The capacitor C 12 (190 μF, 120 kV) is the largest component in terms of size and weight. Some size reduction can be achieved if a third time-delaying branch is introduced. As an example, if the C 12 voltage is limited to 30 kV, then a third smaller capacitor will be required C 13 (40 μF, 100 kV), while the arming branch will also be smaller C 2 (11 μF, 180 kV). However such design would require another thyristor valve T r13 and surge arrester and the overall cost would be higher.
5) Discharging Resistors R 11 , R 12 and R 2 : The resistances R 11 , R 12 and R 2 are required to discharge corresponding capacitors and prepare DC CB for the next opening sequence. A low resistance value is desired to enable fast capacitor discharge with the view of fast reclosing cycle.
However a too low resistance will prevent capacitor voltage rise above a certain level, and this may prevent commutation to the next branch. Therefore at low currents, the capacitors' voltages may not rise sufficiently and DC CB may fail to open. The critical value of resistance can be calculated using (2), assuming that the voltage reaches v C11 = K SA V SA11 clamp (differential term in (2) becomes zero)
where K S A V S A11 clamp (K S A = 0.8) is the threshold voltage for initiating commutation to the next branch. Taking that the required minimal interrupting (load) current is i dc = i Tr11 = 100 A and the arrester current is i SA11 = 10 A at voltage 0.8 * V SA11 clamp (according to arrester IV characteristics), a value R 11 > 66 is obtained. A similar calculation gives R 12 > 1 k and R 2 > 21 k . Assuming that all three branches have the same discharging time, PSCAD tuning gives: R 11 = 0.75 k and R 12 = 2.0 k , R 2 = 30 k . With these resistances, it can be calculated that the capacitors will fully discharge in 1.5 s, which is a long time and means that the DC CB is disabled in this interval.
A common reclosing time with overhead lines at 400 kV is 200-300 ms. If we design DC CB taking 200 ms as capacitor discharge time a resistance R 2 = 3.8 k is obtained. With this resistance, DC CB cannot interrupt current below 1.0 kA. Therefore there is a trade-off between reclosing time and minimal interrupting current. This problem can be eliminated altogether if additional semiconductor switches are introduced to connect/disconnect discharge resistors (not used in [11] ). In such case DC CB could interrupt very low currents and small resistors can be used for very fast discharge.
The peak power dissipation in R 11 is 65 kW at voltage V SA11 clamp = 7 kV. The energy dissipation in R 11 in one cycle is:
The first two terms of E R11 are negligible compared to the third term. Considering the design values, E R11 ≤ 12.5 kJ is obtained.
Similarly, the peak power dissipation in R 12 and R 2 are respectively 3.2 MW and 1.1 MW. Considering the design values, E R12 ≤ 610 kJ and E R2 ≤ 210 kJ are obtained.
D. Energy Absorption Branch SA
The energy absorption branch includes a number of series and parallel surge arresters.
Once the capacitor C 2 charges above V SA clamp , the fault current commutates to the energy absorption branch. The SA clamping voltage is commonly selected to be 1.5 times of the nominal DC line voltage (V SA clamp = 180 kV), which ensures sufficiently fast reduction in the line current.
The energy absorption branch conducts for duration T SA while the line current decays gradually from peak fault current I fpk to zero. Assuming that the V SA stays constant at V SA clamp for T SA interval, T SA is obtained:
The energy dissipation in the main SA can be approximated by integrating its power across T SA as: (9) Assuming I fpk = 10 kA and L dc = 100 mH, E SA = 15 MJ is obtained, and therefore SA rated capacity is selected as E SA rated = 21 MJ.
E. Residual Current Breaker S 2 and Series Inductor L dc
The residual current breaker (RCB) S 2 is a low-rated vacuum switch with closed resistance of around 5 m , residual chopping current I res RCB = 10 A and mechanical delay T res = 30 ms.
The series inductor L dc is used to limit the rate of rise of fault current. A minimum value for L dc is given by
Assuming rated values, L dc > 35 mH is obtained. To avoid converter blocking, and also to satisfy DC grid protection discrimination requirements, a larger value of L dc = 100 mH is selected. Table I summarizes the design with fast thyristors.
F. Design With Phase Control Thyristors
For completeness and comparison, Table II and corresponding discharging resistors are much higher which results in unfavorable volume and weight. Because of larger T q , the fault interruption time with the same peak interrupting current of 10 kA is over 15 ms. These results lead to recommendation that fast thyristors should be used in the main breaker branch.
III. DC CB SELF PROTECTION
A. Self-Protection Requirements
If current was allowed to exceed rated peak interruption current or rated load current, component damage would occur and interruption may not succeed [12] . Therefore DC CB selfprotection will be considered in models since it can interfere with grid protection systems. The DC CB self-protection may be activated for DC faults in case that DC grid protection fails to send trip signal, in the following cases:
1. If normal branch current approaches rated breaking current (IGBT turn-off capability). This may happen for undetected low-impedance fault. 2. If temperature of semiconductors in normal branch approaches maximum allowed temperature. This may happen for undetected high-impedance fault. 3. If current in the main breaker branch approaches rated breaking current. Too high current would impact reverse 
B. Self-Protection Based on Fault Current
The self-protection should monitor the line current and trip the DC CB if the current approaches I trip sp . The trip level I trip sp is calculated internally considering DC CB operating time T int and self-protection current I pk sp which is selected not higher than the peak interrupting current (I pk sp ≤ I fpk ),
Tripping the DC CB at I trip sp guarantees that the current in the main breaker branch will not exceed the maximum interrupting current considering all internal delays.
The foremost limit on the peak current is the reverse recovery time for thyristors. It will be shown in the simulation section that the designed DC CB in Table I cannot interrupt the fault current higher than 11.7 kA, even though the thyrsitor temperature is well below the thermal limit.
C. Self-Protection Based on Semiconductor Temperature
The self-protection should calculate the junction temperature of IGBTs in LCS and trip the DC CB if destruction is expected (temperature exceeds 120°C).
The junction temperatures of the IGBT/thyristor switches are calculated based on the thermal model shown in Fig. 3 . The thermal impedance Z thJC (between junction and case) is composed of four parallel first order filters. The gains (R i ) and time constants (τ i ) are given in the datasheets of the switches.
The parameter K CH represents the case-heatsink thermal impedance. It is selected as K CH = 1.25 for LCS which conducts normal load current and uses water cooling system. For the thyristor switches that conduct transient fault current and use air cooling system, it is selected as K CH = 1.0.
The environment temperature is represented by T 0 . It is selected as 40°C for LCS with water cooling system and 35°C for thyristor valves with air cooling system. The power loss P loss for the IGBTs and thyristors is:
where R ON and V CE0 are respectively the ON resistance and forward drop voltage of each IGBT/thyristor switch.
IV. CONTROL OF HYBRID DC CB
A. Opening Sequence
The opening sequence starts when the DC CB is in normal operation (LCS and UFD are closed), all capacitors in the main breaker branch are discharged and a trip order (from grid protection or self-protection) is received. The opening sequence that is used in the model is summarized in Table III . The coefficient K SA ≤ 0.8 enables the DC CB to trip low load current as briefly discussed in Section II.C.
B. Closing Sequence
The DC CB can commence closing if it is in open state (LCS and UFD are open), the capacitors C 12 and C 2 are discharged and a grid order is received. Note that the capacitor C 11 can be either charged or discharged as Tr 1 and Tr 11 can be turned on even if C 11 is fully charged. The closing sequence is initiated if the grid-level protection sends signal as summarized in Table IV . If the DC CB had been opened on self-protection, the closing will be disabled.
V. SIMULATION RESULTS
A. Test System
A test system including a fixed DC voltage 120 kV, a DC CB and a purely resistive load 80 (all in series) is developed in PSCAD. The system with all parasitic inductances as in Fig. 1 is simulated with parameters given in Table I . The following range of tests is simulated to fully evaluate the DC CB performance: 1) Opening on self-protection at rated current, 2) Closing on grid order, 3) Opening on grid order with different L dc , 4) Opening at low currents (fault or load current), 5) Opening at currents exceeding rated value, Only some of the tests results are shown here for brevity.
B. Opening at Rated Fault Current, by Self-Protection
A DC fault is applied at t = 0.5 s. The trip level I trip sp is calculated internally based on (11) to have I pk sp = I fpk = 10 kA. Fig. 4 shows the control signals for all switches of the DC CB. Signal Tr 1 is logical OR of signals Tr 11 and Tr 12 and therefore is not shown in the figure for brevity. Fig. 5 shows the currents in all branches. The peak fault current is 10 kA and the fault interruption time is 2.3 ms. The RCB S 2 opens T res = 30 ms after the current is extinguished. Fig. 6 shows the DC CB voltages for the same fault. It is seen that the capacitors voltages (v C11 , v C12 and v C2 ) rise up to their threshold limit (respectively V SA11 clamp , V SA12 clamp and V SA clamp ) and begin to discharge into their resistors when the fault current commutates to the next branch. The breaker voltage V DCCB rises up first to V SA clamp and then drops to V dcN (120 kV) when the DC CB current becomes zero. Fig. 7 shows the junction temperature of IGBT valve LCS, and thyristor valves Tr 1 and Tr 2 as the most stressed switches. It is seen that the temperatures are well below the limit 120°C. This implies that this DC CB could potentially conduct and interrupt much higher fault current.
The dissipated energies in the surge arresters SA LCS , SA 11 , SA 12 and the main SA are measured respectively 4.3 kJ, 11 kJ, 210 kJ and 15.3 MJ which are well lower than their rated values that are given in Table I . Fig. 8 shows the results for the same test case with phasecontrol thyristors DC CB considering parameter in Table II . It is seen that the fault interruption time is over 15 ms. 
C. Redesign for 26 kA Peak Interrupting Current
In order to examine the maximum interrupting current with the given thyristors, the design is revised and the temperatures of valves are monitored. For example, the DC CB with C 11 = 500 μF, C 12 = 850 μF, and C 2 = 38 μF can interrupt peak fault current I pk sp = 26 kA while the junction temperature of IGBT valve LCS and thyristor valve Tr 1 will rise respectively to 92°C and 98°C. The fault interruption time for this fault current with L dc = 100 mH is 3.5 ms. Note that adequate surge arresters and resistors have to be selected. This design indicates possible advantage of thyristor-based DC CB over IGBT-based hybrid DC CB to increase the peak fault current if all other requirements (surge arresters, capacitors and resistors) are provided. Sufficient cooling time should be allowed before next operating sequence begins.
D. Closing on Grid Order
A closing order under normal operating condition (fault cleared) is issued at t = 2 s, and Fig. 9 shows the DC CB switching states, currents and voltages. It is seen that capacitor C 11 takes load current and voltage v C11 builds up until it reaches SA 11 clamping voltage (7 kV). This low voltage enables closing UFD S 1 at zero current while LCS is exposed to an acceptable voltage stress. Once S 1 is closed (after 2 ms) LCS is closed and normal current branch takes full load current.
E. Opening on Grid Order With Different L dc
Two simulation tests with two extreme L dc values are performed to investigate the impact of L dc on the DC CB. It is expected that the grid operators may change L dc at some stage to satisfy DC grid protection strategy as DC grid evolves. With this DC CB topology there is concern that passive components (capacitors) can interfere with L dc .
Figs. 10 and 11 show the branches' currents of the DC CB with two extreme L dc of 500 mH and 40 mH, respectively. The DC fault is applied at t = 0.5 s and the grid protection sends trip order when the fault current hits 3 kA (2 pu) for both cases.
It is seen that the DC CB works well with these two extreme L dc . The fault interruption time with the high L dc is 3.3 ms while with low L dc it is 2.2 ms. Note that the fault interruption time is around 2.5 ms for this test (trip at 3 kA) with L dc = 100 mH. The peak interrupting current is higher with the smaller L dc but with shorter opening time as expected. The dissipated energy in the energy absorption surge arrester SA could be very high if both I fpk and L dc are large, according to (9) . For example, L dc = 0.5 H and I fpk = 10 kA gives approximate dissipated energy in the main SA of 75 MJ.
F. Opening at Peak Fault Current Higher Than Rated
Table V shows the measured reverse recovery time for different peak interrupting currents (I fpk ). It is seen that the circuit reverse recovery time is longer than T q = 60 μs if I fpk ≤ 11.7 kA. Because of faster charging of the capacitors, reverse recovery time is shorter than T q for I fpk ≥ 12 kA and in this case the DC CB fails to interrupt the fault current 
G. Opening at Low Load Current
The grid operators might need to open the DC CB at load currents (no fault). In such case the current is not rising (or rises very little) during the opening time. This represents worst condition for capacitor charging resulting in long DC CB operating time. Table VI summarizes the interruption time T int for different load current levels. It shows that the T int increases significantly if the load current is reduced. For completeness, two cases of tripping under lower fault are also shown, indicating trend towards longer fault clearing time for lower currents. Fig. 12 shows the DC CB currents for opening the load current of 0.1 kA. It is seen that the current commutates to the second time-delaying and arming sub-branches respectively at around t = 0.531 s and t = 0.9 s. The energy absorption surge arrester current i SA consists of a very low intensity current pulse.
This long interruption time at low current could be reduced if some branches are not activated, for example the arming branch is triggered after the first time-delaying branch.
VI. CONCLUSION
A fast thyristor-based hybrid DC CB design is presented and illustrated on a 120 kV test system with 10 kA interrupting current. The DC CB is modelled on PSCAD including DC CB controller for opening, closing and self-protection.
It is concluded that only fast thyristors enable opening time below 2.5 ms, while with phase-control thyristors opening time is over 15 ms. The thyristor reverse recovery time is shown to be most important limiting factor for the operating speed.
The studies show that there is an important trade-off between the minimal interrupting current and reclosing time because of the need to discharge most capacitors before the next opening cycle can commence.
PSCAD simulation results conclude that the model shows good responses for opening and closing on grid order. If larger series reactor is used, the opening time will be prolonged.
The tests with low interrupting current indicate that opening time is significantly larger if load current is interrupted (no fault condition).
